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Abstract
Acoustic monitoring can improve the knowledge of marine environment, because sounds can be an indicator of back-
ground noise and health status of biological habitat [? ]. Acoustic devices ﬁnd applications in many diﬀerent research
and monitoring activities nowadays carried out in shallow marine waters. This paper introduces a reconﬁgurable mea-
surement instrument based on a custom patented board with an FPGA (Field Programmable Gate Array), four parallel
acquisition chains with charge ampliﬁer, variable gain, selectable high-pass ﬁlter and Analog to Digital converter up
to 1.33 MS/s with a 16 bit sample resolution. Because of the large amount of data to be recorded and stored and the
diﬀerent acoustic frequencies, the possibility of changing settings and conﬁguration via software allows the application
of acoustic recordings to a wide range of marine researches.
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1. Introduction
Acoustic signals cover a wide range of marine applications and are currently applied to monitor sev-
eral natural processes from dolphins life to submarine hydrothermal activity as well as to detect noise of
anthropogenic origin. Some marine species use underwater sounds to help them navigate, locate food and
communicate with other animals. For example, dolphins make many types of sounds: whistles, clicks and
burst pulses. Some Whistles are used like a signature to serve as identiﬁcation of individual dolphins.
Man-made noise such as sonar, explosives and ships traﬃc, can have an adverse aﬀect on marine mammals
and ecosystems. The amount of underwater sound from ship traﬃc, commercial, research, and military
sound sources has increased signiﬁcantly over the past century.
The dominant source of human sound in the sea stems from propulsion of ships. Shipping noise centers
in the 20- to 200-Hz band. Frequencies this low propagate eﬃciently in the sea, and shipping has elevated
the global deepwater ambient noise 10- to 100-fold in this frequency band. Baleen whales use the same
frequency band for some of their communication signals, and concern has been raised that elevated ambient
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noise may reduce the range over which they can communicate. Marine mammals have a variety of mecha-
nisms to compensate for increased noise, but little is known about the maximum range at which they may
need to communicate. Some of the most intense human sources of sound include air guns used for seismic
exploration and sonar for military and commercial use.
Marine mammals have been shown to avoid some human sound sources at ranges of kilometers, raising
concern about displacement from important habitats.
The approximate frequency range of bottlenose dolphin whistles is 200 Hz to 24 kHz [? ]. Clicks are used
exclusively for echolocation and are produced in rapid sequence. The frequency range for echolocation
clicks is 200 Hz to 150 kHz.
Several scientiﬁc studies are needed to investigate this issue to preserve the safety and protection of ma-
rine mammals and their environment. In the last decade, marine scientiﬁc instruments have been in high
demand, particularly autonomous instruments that are capable of staying under water for a long time while
performing continuous data acquisition and storage. To meet underwater requirements, marine researchers
need user friendly, small size and low power instruments.
A new compact, reconﬁgurable system has been developed by IAMC-CNR hardware development team in
Capo Granitola (TP, Italy).
The Digital Acquisition System named DAQsys, is a four channel hardware for real-time marine acoustic
data acquisition and elaboration. This prototype is a FPGA based board that manages up to four high fre-
quency signals simultaneously. All input and output devices are connected directly to the FPGA in a star
topology and in order to take full advantage of this architecture, the features are implemented in the form
of ”system-on-a-chip” within this single electronic component [? ]. This allows you to control all activities
in parallel with response times of a few nanoseconds and the system operations can be modiﬁed changing
only the ﬁrmware of the FPGA.
The acquisition system was tested in the laboratory under controlled conditions.
Abbreviations
Refer to appendix for further acronyms and abbreviations.
2. System Description
An overview of the DAQsys board is shown in Figure ??. The board is made up of three main sections:
analog to digital front-end, data-management and data-storage.
Fig. 1: DAQsys architecture overview.
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Analog to digital front end includes four programmable gain ampliﬁers, four programmable high-pass ﬁlters
and four ADC devices.
Data management is absolved by a central FPGA device that is reprogrammable, ﬂexible, low cost and low
power. Thanks to its reprogrammability, the non recurring engineering costs are removed from prototyping
and testing stages and, in addition, the platform can be reconﬁgured for future applications.
Data-storage section includes a Memory Card interface and an expansion bus, which can be connected to a
PC through an USB adapter.
2.1. FPGA
FPGA are semiconductors devices containing programmable logic components, memory elements and
programmable interconnects. Programming the interconnections and the logic components, is possible to
implement simple logic gates such as AND, OR, XOR, NOT or more complex combinatorial functions and
sophisticated micro-controllers. Current FPGAs contain up to tens of thousands of basic building blocks,
with this number increasing rapidly. The main diﬀerence between FPGA and CPU is the ability to perform
parallel computations. CPU performs operations in a strictly sequential mode and needs several steps to
complete a task whereas in the FPGA the same task can be often solved in only one step building hardware
components that work in parallel. This last solution in some cases can signiﬁcantly reduce the execution
time compared to a pure software implementation. Many complex logic functions are provided for free
by FPGA vendors or are available on the market in the form of intellectual property (IP core), then the
development of an application can be fast and ﬂexible. Among them all, an interesting IP core is the
so-called soft-processor. It is a microprocessor with reconﬁgurable architecture that can be programmed
through the high-level language C/C++. By implementing this component inside the FPGA, users can build
complex solutions using appropriate combinations of hardware and software with a simpler approach.
The FPGA chip employed is the Altera Cyclone II EP2C5T144C6N. In order to implement the needed logic
functions, the FPGA must be programmed with a Hardware Description Language such as. VHDL, Verilog,
etc. .. or with a schematic design. The ﬁrmware can be developed and tested with software such as Altera
Quartus II, Mentor Graphics ModelSim etc...
Alteras Embedded portfolio oﬀers the broadest selection of soft processor cores in the industry. From Nios
II, the FPGA industrys 1o soft processor, to popular architectures from ARM and Freescale.
During the testing and debugging, the FPGA is programmed via the standard JTAG interface (boundary-scan
test devices Altera, 2005). When the ﬁrmware is complete and ready for use, it is stored in an EEPROM and
every time you restart the system, the FPGA loads its conﬁguration from the memory and executes it.
2.2. Analog to Digital Front End
DAQsys card can handle up to four data acquisition chains, each consisting of a charge ampliﬁer with
high input impedance (100 M Ω) and programmable gain (6dB, 20dB, 32dB, 40dB and 50dB), a ﬁrst-order
High-Pass ﬁlter (cutoﬀ frequency: 16 kHz, 5 kHz, 1.6kHz, 160Hz, 16Hz) and a low power 1.33MS/s - 16
bit ADC converter. The input impedance of the charge ampliﬁer can be set also to 50 Ω via a jumper.
The gain factor and the cutoﬀ frequency of the ﬁlter are selected via serial interface from the FPGA. The high
impedance, high gain and low noise front-end makes the system suitable for interfacing with piezoelectric
sensors such as hydrophones. A useful feature of DAQsys board is the ability to synchronize the four ADC
with a single clock or to target a single input to all the ADC and then use four sampling clock signals with
a mutual phase shift of T / 4, where T is the sampling period.
In this way, the analog signal can be over-sampled at up to 5.3 MS/s to signiﬁcantly improve signal to noise
ratio.
2.3. Real Time Clock (RTC)
DAQsys comes with a Dallas Semiconductor RTC (Dallas Semiconductor - MAXIM DS3234) mounted
on board. This device is a low cost, extremely accurate SPI bus real time clock with an integrated tem-
perature compensated crystal oscillator (TCXO). The accuracy is ±2 ppm from 0oC to 40oC and device
maintains seconds, minutes, hours, day, date, month and year with leap year compensation valid up to 2099.
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It allows to join precise time information with collected data or other interesting events. DAQsys card is
equipped with a secondary connector to power the RTC with a back-up battery even when the main power
of the card is turned oﬀ, so as to keep in memory the time data. This integrated circuit gives information
about temperature as a 10-bit code with a resolution of 0.25oC and temperature accuracy within the range
of ±3oC, allowing temperature monitoring of the system.
2.4. I/O peripherals and connectors
The DAQsys board has many pins used for I/O, expansion and programming interface and all are linked
directly to the FPGA:
− One 14bit-12MHz DAC digital to analog converter with SPI interface (Analog Devices AD5446) and
a couple of strobe (out) and trigger (input) available on 50Ω SMB connectors which are useful to
generate analog signals or to synchronize DAQsys with other electronic boards.
− One standard JTAG (Join Test Action Group) interface is used for: Production Test, Prototype Debug
and In-circuit Programming.
− One 9 pin multimedia connector allows data storage into a multimedia card (or SD card) or loading
FPGA ﬁrmware from it.
− One 50 pin - 32bit and a 12 pin - 4bit expansion connectors are used to interfacing with 3.3V TTL
compatible external devices. Currently, USB interface is available to connect the DAQsys board to a
standard PC through the 50 pin connector.
2.5. USB Interface
The USB interface is based on the Cypress CY7C68013A-128AXC EZ-USB FX2LP microcontroller.
This microcontroller can transfer data at speeds up to 12MB/sec with older PCI based USB host controllers
and speeds of at least 20MB/sec with modern chipset based USB host controllers. The interface board and
the DAQsys board are connected via a 50 pin 32 bit bus. We have developed a special ﬁrmware to allow
communication between the USBmicrocontroller and data acquisition devices. From the PC side, a software
has been developed; read and write operations are performed through calls to special library functions.
2.6. Underwater Housing
To make the system simple and safe, all the electronics was placed inside a metal container designed for
this purpose. The underwater housing consist of two parts, the ﬁrst is the electronics and batteries support
in the head, while the second is the Chamber. The structure is designed to be lightweight, ergonomic and
corrosion resistant, For this reason, the aluminum alloy parts has been surface treated.
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Fig. 2: a) Underwater housing head. b)Mechanical support for the electronics and batteries.
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Six SEACON underwater connectors were mounted in the head. The six connectors are used respectively
for hydrophones analog input, external power supply and a Ethernet port. This conﬁguration allowed us to
improve and facilitate the manipulation of the system, giving a rugged mechanical design. The aluminum
alloy used for the prototype is AW6082, the surface treatment for the aluminum alloy is hard anodization.
The weight of the complete system is about 12kg and is equipped with several threads for the mechanical
installation in underwater stations. The mechanical strength of the housing was tested up to 2000 m with a
ﬁnite element simulation software (COMSOL Multifysics).
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Fig. 3: Underwater housing. a) 3D design with quotes. b) A picture of the complete ruggedized prototype.
3. Data Format
DAQsys saves data in RAW format, even though a simple compression algorithm can be implemented
in the FPGA’s ﬁrmware.
RAW data are sequences of 16 bit unsigned words coming from the ADC converters in the little-endian
format.
To take full advantage of the connected PC, we perform a real time compression of the acoustic data using
the free FLAC codecs available on the web. This application convert RAW data into FLAC ﬁles or into
standard WAV format. Researchers can therefore use the preferred tools for analysis and elaboration of
acoustic data.
3.1. FLAC conversion
FLAC means Free Lossless Audio Codec. In short, it is a way of reducing a very large acoustic ﬁle size
into something more manageable. It is similar to making a ZIP ﬁle. An acoustic ﬁle can be reduced in size
by 50% to 60%. As the conversion is lossless, the audio quality is preserved.
FLAC stands out as the fastest and most widely supported lossless audio codec, and the only one that at
once is non-proprietary, is unencumbered by patents, has an open-source reference implementation, has a
well documented format and API, and has several other independent implementations.
FLAC supports tagging, cover art, and fast seeking. FLAC is freely available and supported on most oper-
ating systems, including Windows, ”unix” (Linux, *BSD, Solaris, OS X, IRIX), BeOS, OS/2, and Amiga.
A Custom C++ software has been written to take advantage of FLAC compression algorithm before saving
data on hard disk. FLAC allows an optimization of the storage space without loss of information, increasing
the maximum acquisition time.
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4. Preliminary Results
Some tests have been performed and a complete data acquisition system has been assembled. The ﬁrst
experimental set-up consists of DAQsys connected to a PC via USB card interface. We built a simple appli-
cation in C++ running on the PC, which collects data from the DAQsys board and save it on hard disk.
The second experimental set-up consists in the DAQsys alone that saves data directly to memory card in-
stalled on board.
Fig. 4: a) DAQsys board, VIA PICO-ITX and hard-disk assembled. b) Bottom view of DAQsys board with memory
card.
In the following measurements, the sample rate was set to 750 kS/s. To facilitate the analysis of acoustic
data, the application reads a continuous stream of data and creates a ﬁle of about 4 MB each time.
4.1. Power Consumption
Power consumption is been measured in wait state and during execution with the Agilent DC Power An-
alyzer ( N6705A DC Power Analyzer). In wait state, the DAQsys and the PC are powered but no acquisition
is made. In execution, data is acquired continuously and saved on hard-disk. Table ?? shows averaged total
power in the wait-state and with a single channel acquisition.
Table 1: Total power consumption during wait-state and execution. During execution only one ADC is active and works
at a rate of 750 KS/s.
Condition DAQsys+USB current @5V PC current @12V Total Power
wait-state 330mA 751mA 10.7W
execution 604mA 800mA 12.6W
Power considerations are important if we want to make a complete battery powered, reduced size system
for underwater measurements. We are currently testing such a system with several diﬀerent lithium-ion
batteries. Figure ?? shown the complete system layout and the power consumption.
As we can see, the most part of power consumption is due to the PC, the USB interface and the hard-disk. In
order to reduce power consumption, the DAQsys board must save data directly on the memory card (MMC).
In these preliminary tests we have measured power consumption of DAQsys in two conditions: the ﬁrst with
all the ADC oﬀ, the second with a single channel running at 750kS/s. Table ?? summarizes the results.
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Fig. 5: Power consumption during execution. Lower power is referred to DAQsys + USB interface whereas the Higher
power is refereed to the PICO-ITX PC.
Table 2: Power consumption of the DAQsys alone. ”MMC max current” is the maximum current absorbed by the MMC
during read/write cycles.
Condition DAQsys current @5V MMC max current @3.3V Total Power
wait-state 153mA 150μA 0.76W
execution 160mA 80mA 1.06W
A typical battery pack of small size, has an energy capacity of 14.5V · 5Ah = 72.5Wh in only 700g weight.
Using ﬁrst set-up, the embedded PC can work uninterruptedly for about 5.7 hours, with the second set-up
DAQsys can run uninterrupted for 68 hours.
We are investigating other solutions, to further reduce the power required by the system, overcoming the
typical memory limitations of the MMC. One of these possible solutions is the ”mixed mode operation”.
In this mode, just DAQsys board must be always powered on, and data is saved on the MMC only during
signiﬁcant acoustic events. DAQsys will turn on the pc as soon as the MMC memory will be almost full
then the PC will copy the entire contents of memory on the hard disk, and turns oﬀ again.
4.2. Signal to Noise Ratio Measurements
In handling real-world signals, analog circuitry sometimes becomes the limiting factor on overall accu-
racy, for this reason, a dynamic test is needed to show exactly what you can expect from your data acquisition
system.
There are several methods used to take information about accuracy of a system. We want estimate the Ef-
fective Number of Bit (ENOB) of the ADC and the signal-to-noise-ratio.
Shorting to ground a channel of the DAQsys, the value sampled should be theoretically 0V. What we get
instead is a set of points distribuited around a costant value. The total noise can be estimated as the mean of
the squared deviation of these points from the mean value μ.
The variance is deﬁned as:
σ2x =
1
N
N−1∑
i=0
(xi − μ)2
Where N is the number of measurements and xi is the i-th measurement. We have setted the ampliﬁer’s gain
of the acquisition channel to 6db and the high-pass frequency to 5kHz. A LabView application, has been
built to ﬁnd the value of σ2x. Preliminary result on a dataset of about 500 points give:
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σ2x = 6.3
The on-board ADC converters have a 16 bit resolution (N) and a Full-Scale (FS) of 2.5V, so the minimal
theoretically voltage step δV that can be detected, due to the quantization of the analog signal, is:
δV =
FS
2N
=
2.5V
216
= 38μV
This is also the conversion factor between digital samples and voltage. Now we calculate the standard
deviation as the square root of σ2x and multiply it by the conversion factor to obtain the minimum eﬀective
voltage step ΔV detectable by our system:
ΔV = σx · δV = 95μV
Being ΔV the minimum eﬀective voltage step, it is related to the eﬀective number of bit ENOB by:
ΔV =
FS
2ENOB
and by simple manipulations:
ENOB = log2
(FS
ΔV
)
(1)
ENOB = 14.7bit
The signal-to-noise-ratio can be computed by the following expression:
S NRdB = ENOB · 6.02 + 1.76 (2)
substituting the values:
S NRdB = 90dB
The previous calculation was repeated with 50dB gain setted on ampliﬁer. The results are summarized in
Table ??.
Table 3: ENOB (Equivalent Number Of Bit) and SNR (Signal to Noise Ratio) when gain is 6dB and 50dB and ADC
channel input is shorted to ground.
GaindB σ2x ENOB SNRdB
6 6.3 14.7 90
50 110 12.6 77.6
As veriﬁcation of these results a sinusoidal signal with frequency of 20kHz and amplitude of 500mVpp,
generated by Agilent 81150A function generator, has been sent to the DAQsys input channel and acquired
to compute the Mean Squared Error of the measured data. The input impedance of the charge ampliﬁer is
matched to the impedance of the function generator (50Ω). The resolution of the function generator is 14bit
and this value deﬁnitely will aﬀect the measurement of the ENOB. The gain and the cut-oﬀ frequency of the
high-pass ﬁlter have been setted respectively to 6dB and 5kHz.
The Mean Square Error (MSE) for two set of samples xi and yi is deﬁned as:
88   Marco Zora et al. /  Procedia Earth and Planetary Science  4 ( 2011 )  80 – 92 
MSE =
1
N
N−1∑
i=0
(xi − yi)2
We can use the MSE to compare a set of software generated samples xi with the acquired ones yi. The mea-
surements will be aﬀected by random noise, but we know that the acquired signal is a sinusoid with known
frequency and amplitude, then we can ﬁnd a sinusoidal function that best ﬁt with our experimental data
and take the MSE as a noise estimation. If we change amplitude, oﬀset or phase of the software generated
sinusoid, the value of MSE will increase or decrease according to these values. For noise estimation we
must consider the minimal value of MSE.
Preliminary result on a dataset of about 500 points give:
MSE = 44.18
In analogous way, we calculate the square root of MSE (RMSE), to obtain the eﬀective minimal voltage
step ΔV in this condition:
ΔV = RMSE · δV = √MSE · δV
and substituting the values for RMSE and previous calculated δV , we obtain:
ΔV = 0.25mV
The ENOB of DAQsys ADC is computed as before and then from (??) we have:
ENOB = 13.27bit
With function generator that feeds the input, the ENOB is smaller than that evaluated with input channel
shorted to ground. This value reﬂects in some way, the resolution of the function generator which is just 14
bit, so we can’t expect more.
Again, using the equation (??) of SNR and ENOB we have:
S NRdB = 81.6dB
This calculation was obtained manually changing parameters of the generated sinusoidal function to obtain
the minimal MSE, so it is only a coarse value for the SNR and it is underestimated.
4.3. Accuracy in measuring the time delay
To evaluate accuracy in time delay measurement we have arranged the system as follow: Two analog
signals having the same amplitude and frequency with a precise time delay between them (hereinafter called
”true delay”) are generated by the function generator and feed two inputs of DAQsys board. These inputs
are setup with the same gain and same cut-oﬀ frequency respectively of 6dB and 5kHz. The two signals are
sampled synchronously and, to avoid ADCs saturation, their amplitude was kept below 600 mV.
Two comparators was used to compare the sampled signals to a threshold and generate two trigger events,
one to start and another to stop a counter, whose count will be proportional to the delay between the two
signals. The clock used to increment the counter is faster than sampling clock, and it is exactly 16 MHz
(fcount). Under these conditions the number of counts multiplied by the clock period (1/16MHz = 62.5 ns)
gives the time delay between the two input signals (”measured delay”).
The Firmware on the FPGA has been modiﬁed to include these comparators and the fast counter.
The indetermination on a timesample is related to the sampling period of the AD converters. Therefore
given a sampling rate fs of 750kS/s, the indetermination Δt can’t be lower than:
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Fig. 6: Schematic block diagram illustrating the architecture used to measure time delay.
Δt =
1
fs
=
1
750kS/s
= 1.33μs
if no other parameters aﬀect the measurement, Δt would also be the measurement time indetermination. In
real situation several factors must be taken into account.
Measured values and expected ones are shown in Table ??.
For each true delay, we found two diﬀerent counter values: a minimum count and a maximum count. The
measured delay is obtained by:
measured delay =
max.count + min.count
2
· δt
Where δt is:
δt =
1
fcount
=
1
16MHz
= 0.065μs
We can deﬁne delta error as:
delta error = (max.count − min.count) · δt
Therefore it is evident that when the ”true delay” is comparable with the ”sampling time”, the latter is the
uncertainty of measurement. Other noise sources have no relevant inﬂuence.
5. Application Examples
Many diﬀerent applications can be performed with the DAQsys board changing only the ﬁrmware on
the FPGA and, if needed, the software running on the connected PC.
There are two main examples that emphasise the DAQsys ﬂexibility. One regard the acquisition and storage
of marine acoustic data and the other concerns passive detection of underwater acoustic sources.
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Table 4: The true delay is setted on the function generator. When the true delay is much greater than the sampling
period, the uncertainty on the measured delay is negligible.
true delay μs max. count min. count measured delay μs delta error μs
2 42 21 1.97 1.31
2.5 42 21 1.97 1.31
5 85 64 4.66 1.31
10 171 149 10 1.38
50 811 789 50 1.38
60 960 959 59.97 0.06
100 1600 1599 99.97 0.06
300 4800 4799 299.97 0.06
500 8000 7999 499.97 0.06
1000 16000 15999 999.97 0.06
5.1. Data Acquisition
Record the sound environment of marine habitats for extended periods of time, requires large amounts
of resources for data storage. For example at a sampling rate of 500 kS/s, data ﬂow is 1MB per second, will
therefore be used 3.6GB of storage space per channel for each hour of recording. Today are commercially
available MMC with memory capacity up to 32 GB, so we can record up to 10 hours of continuous acoustic
data using an MMC. To increase the recording time there are at least three solutions: the ﬁrst is to save only
the interesting parts of a signal and discard the others, the second is to compress data with some appropriate
algorithm and the third is to expand the amount of storage space.
The ﬁrst solution has been investigated by implementing a discrimination circuit with adjustable threshold
into the FPGA. This circuit is essentially a real-time 16 bit comparator, which enables data memorization
only when the ADC output is greater than a selected threshold. Further improvements can be achieved by
adding a band-pass digital ﬁlter in the acquisition chain, so as to record only the signals of interest. Reduce
the number of memory accesses, also helps to reduce energy consumption. The second solution requires
more FPGA resources and an increased development time to be satisfactorily achieved.
We also investigated the third solution exploiting an external PC. It was connected to the DAQsys board
through an USB adapter card. The PC used in our tests was an embedded VIA PICO-ITX based on Win-
dows XP operating system. A custom software was written to acquire data and save on hard disk.
To meet the requirements of a real-time system for data acquisition and storage it was necessary to design
an interface module inside the FPGA between the serial ADC converters and the USB bus, both operating
at diﬀerent clock frequencies. We compared two architectures, with diﬀerent clock for read and write op-
erations: one based on a FIFO (First In First Out) and the other based on a double-buﬀered RAM. Both
architectures have allowed to mantain a sustained data streaming on the hard-disk at the maximum sampling
rate of 5.3MS/s.
5.2. Passive Localization
Multilateration, also known as hyperbolic positioning, is the process of locating an object by accurately
computing the time diﬀerence of arrival (TDOA) of a signal emitted from that object to four or more re-
ceivers.
If a sound pulse is emitted from a source, it will arrive at slightly diﬀerent times at two spatially separated
receivers, TDOA is due to the diﬀerent distances of each receiver from the source. Given two receivers
positions and a known TDOA, the locus of possible emitter positions in a 3D space is a two-sheeted hyper-
boloid. To obtain a unique position of the source in a 3D space, we need at least four receivers and calculate
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Fig. 7: Four hydrophones can be connected directly to the DAQsys. Data can be saved on hard disk exploiting an
embedded PC.
the hyperboloids intersection.
Four hydrophones can be connected directly to the four high impedance channels of the DAQsys board and
synchronous sampling the four signals, we can measure TDOA with high precision.
We have performed some investigations about the ability to get a measure of time diﬀerence between two
signals and we have evaluated the maximun error. These tests are reported in the Preliminary Results section.
6. Conclusions
It is well known that improvements in the knowledge of marine and submarine environment can be
achieved by a better insight of the acoustic signals produced by the natural abiotic environment (hydrother-
mal vents, seismic waves), human made noise (e.g. propellers) and biologically originated signals (e.g.
whales and dolphins. To record acoustic signal can be a complicated matter due to the large amount of
data to be recorded, processed and stored before their interpretation. The new DAQsys board here proposed
is a step-forward in this ﬁeld as shown by the results providing an eﬀective combination of hardware and
software for acquisition and elaboration of acoustic signals. Thanks to its small size and low power con-
sumption, DAQsys is very useful in marine underwater applications where high performance are required.
Preliminary tests have revealed that the DAQsys board is very helpful to developing a long-term recorder
of biological sounds. The high speed of data acquisition up to 1.33 MS/s per channel, suggests the use of
DAQsys to study the sounds made by dolphins. High system accuracy is proven by an equivalent number of
bits between 13.2 and 14.7, that is a remarkable results in marine electronics. We have achieved also an ex-
cellent accuracy in time delay measurements, valuable parameter to develop instruments for passive acoustic
localization. The main characteristic of this new hardware is the use of reconﬁgurable FPGA to manage all
functions of the board instead of conventional CPU. The system can be customized by researchers for new
future applications and experiments, giving life to concept of Lab On Module, similarly to the concept of
Computer On Module widely used in the electronics ﬁeld.
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ABBREVIATIONS
DAQsys Digital Acquisition System, with reconﬁgurable hardware.
FPGA Field Programmable Gate Array.
HDL Hardware Description Language.
JTAG Join Test Action Group. In the 1980s, the Joint Test Action Group developed a speciﬁcation
for boundary-scan testing that was later standardized as the IEEE Std.1149.1 speciﬁcation.
ADC Analog to Digital Converter.
DAC Digital to Analog Converter.
RTC Real Time Clock.
MMC Multimedia Memory Card.
FIFO First In Fist Out. A memory array working like a shift register.
TDOA Time Diﬀerence of Arrival.
RAW Data coming from the Analog to Digital Converter without any elaborations.
FLAC Free Lossless Audio Codec. Similar to ZIP ﬁle but optimized for acoustic data.
WAV Standard audio format.
PCM Pulse Code Modulation.
API Application Programming Interface.
